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Introduction
Researchers have been studying methods for the eﬃcient and secure implemen-
tation of conventional elliptic and hyperelliptic curve cryptographic schemes for
over twenty years (see [24,15]). Even though the arithmetic in low-genus hyperel-
liptic curves is conceptually quite simple and well understood, discoveries are still
being made that signiﬁcantly improve performance; two recent examples are the
use of Edwards coordinates [8] and Theta functions [20] to accelerate the addition
rule for elliptic curves and genus 2 curves.
Since the arithmetic of pairings is considerably more complicated than con-
ventional elliptic and hyperelliptic curve arithmetic, it is not surprising that
there is substantial ongoing research on improving the performance of pairing-
based protocols. There have been numerous proposals for deﬁning and computing
cryptographically-suitable pairings G1 × G2 → GT. As a result, implementers
of pairing-based protocols are faced with a bewildering selection of parameters
choices. Among these choices are the embedding degree, the genus of the curve,
the type of curve (supersingular or ordinary), the characteristic of the underlying
ﬁeld, and the prime-order groups G1 and G2. A particular selection of parameters
can inﬂuence the functionality, eﬃciency, and security of the pairing application
(see [19]). This chapter focuses on the software implementation of pairings at the
128-bit security level. We provide detailed analyses and comparisons of pairing
algorithms on three speciﬁc elliptic curves: an embedding degree 4 supersingular
curve deﬁned over F2
1223, an embedding degree 6 supersingular curve deﬁned over
F3
509, and an embedding degree 12 ordinary curve deﬁned over a 256-bit prime
ﬁeld; these elliptic curves were previously considered in [1] and [18]. While our
focus is on the pairing operation, we emphasize that a pairing-based protocol may
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1involve other computationally-intensive operations such as point multiplication
and ﬁeld exponentiation.
Our implementations were done primarily on two architectures, of which the
Intel Pentium 4 and Core2 are representatives. Although these processors are
superﬁcially similar, there are signiﬁcant feature and performance diﬀerences, and
we will examine how well the features of a particular platform can be exploited
to accelerate a pairing implementation.
1. Symmetric Pairings
Let E be a supersingular elliptic curve deﬁned over Fq with embedding degree
k > 1. Let r be a prime divisor of #E(Fq), let P ∈ E(Fq) be a point of order r,
and let  r denote the order-r subgroup of F∗
qk. The symmetric pairing associated
with E is a bilinear map er :  P × P  →  r deﬁned by er(P1,P2) = e(P1,ψ(P2)),
where e is a bilinear map and ψ is a distortion map.
§1.1 and §1.2 describe two speciﬁc symmetric pairings derived from supersin-
gular elliptic curves deﬁned over the characteristic two ﬁeld F21223 and the char-
acteristic three ﬁeld F3509. These elliptic curves have embedding degrees 4 and
6, respectively. Both pairings attain the 128-bit security level because Pollard’s
rho method for computing discrete logarithms in the order-r subgroup of E(Fq)
has running time at least 2128, as do the index-calculus algorithms for computing
discrete logarithms in the extension ﬁelds Fqk [29].
1.1. Characteristic 2 Field (k = 4)
Field representation. Let q = 21223. We chose the following polynomial basis
representation for F21223:
F21223 = F2[x]/(x1223 + x255 + 1).
That is, the elements of F21223 are the polynomials in F2[x] of degree at most 1222,
with multiplication performed modulo the irreducible trinomial x1223 + x255 +
1. Since F21223 has characteristic 2, squaring in F21223 is inexpensive relative to
multiplication. Furthermore, since
√
c =
P
c2ixi+
√
x
P
c2i+1xi for c =
P
cixi ∈
F21223 and
√
x = x612+x128, square roots can also be computed inexpensively. The
extension ﬁeld Fq4 is represented using tower extensions Fq2 = Fq[u]/(u2 +u+1)
and Fq4 = Fq2[v]/(v2 + v + u), whence a basis for Fq4 over Fq is {1,u,v,uv}.
Elliptic curve. The supersingular elliptic curve
E1/F21223 : Y 2 + Y = X3 + X
has embedding degree k = 4. We have #E1(F21223) = 5r where r = (21223+2612+
1)/5 is a 1221-bit prime. A distortion map is ψ : (x,y)  → (x + u2,y + xu + v).
Addition of two E1(Fq) points using mixed aﬃne-projective coordinates can be
accomplished in 9 ﬁeld multiplications. The doubling formula is (x,y)  → (x4 +
1,x4 + y4 + 1), and hence the cost of doubling a point is relatively small.
2Pairing. Barreto, Galbraith, ´ O’ h´ Eigeartaigh and Scott [3] presented the follow-
ing algorithm for computing the ηT pairing:
Algorithm 1. Computing the ηT pairing for E1/F21223
Input: P = (x1,y1) and Q = (x2,y2) ∈ E1(F21223)[r].
Output: ηT(P,Q).
1. T ←x1 + 1.
2. f ←T   (x1 + x2 + 1) + y1 + y2 + (T + x2)u + v.
3. For i from 1 to 612 do
3.1 T ←x1, x1 ←
√
x1, y1 ←
√
y1.
3.2 g ←T   (x1 + x2) + y1 + y2 + x1 + 1 + (T + x2)u + v.
3.3 f ←f   g.
3.4 x2 ←x
2
2, y2 ←y
2
2.
4. Return(f
(q2−1)(q−
√
2q+1)).
Analysis. Step 3.2 costs 1 Fq multiplication. In step 3.3, write f = f1 + f2u +
f3v + f4uv and g = g1 + g2u + v, where fi,gj ∈ Fq. Then
f   g = (f1g1 + f2g2 + f4) + (f1g2 + f2g1 + f2g2 + f3 + f4)u
+ (f1 + f3 + f3g1 + f4g2)v + (f2 + f3g2 + f4 + f4g1 + f4g2)uv,
which can be computed at a cost of 6 Fq multiplications. Now, qth-powering an
element in Fq4 is essentially free because if f = f1 + f2u + f3v + f4uv then
fq = (f1 + f2 + f3) + (f2 + f3 + f4)u + (f3 + f4)v + f4uv.
Note also that if h = fq
2−1, then h−1 = hq
2
. It follows that the total cost of
step 4 is 1 inversion in Fq4, 3 multiplications in Fq4, and 612 squarings in Fq for
the powering by
√
2q. Since these costs are dominated by the cost of step 3, a
reasonable approximation for the overall cost of Algorithm 1 is the cost of step 3,
namely 612 × 7 = 4284 Fq multiplications.
1.2. Characteristic 3 Field (k = 6)
Field representation. Let q = 3509. We chose the following two polynomial basis
representations for F3509:
F3[x]/(x509 − x477 + x445 + x32 − 1) and F3[x]/(x509 − x318 − x191 + x127 + 1).
Since F3509 has characteristic 3, cubing in F3509 is inexpensive relative to multipli-
cation. Furthermore, the choice of the reduction polynomials enables cube roots
to be computed signiﬁcantly faster than an Fq multiplication (cf. §4.1.3). The
extension ﬁeld Fq6 is represented using tower extensions Fq3 = Fq[u]/(u3 −u−1)
and Fq6 = Fq3[v]/(v2 + 1), whence a basis for Fq6 over Fq is {1,u,u2,v,uv,u2v}.
3Elliptic curve. The supersingular elliptic curve
E2/F3509 : Y
2 = X
3 − X + 1
has embedding degree k = 6. We have #E2(F3509) = 7r where r = (3509 −3255 +
1)/7 is an 804-bit prime. A distortion map is ψ : (x,y)  → (u−x,yv). Addition of
two E2(Fq) points using mixed aﬃne-projective coordinates can be accomplished
in 9 ﬁeld multiplications. The tripling formula is (x,y)  → (x9−1,−y9), and hence
the cost of tripling a point is relatively small.
Pairing. Barreto, Galbraith, ´ O’ h´ Eigeartaigh and Scott [3] presented the follow-
ing algorithm for computing the ηT pairing:
Algorithm 2. Computing the ηT pairing for E2/F3509
Input: P = (x1,y1) and Q = (x2,y2) ∈ E2(F3509)[r].
Output: ηT(P,Q).
1. f ←(−x1 − x2 + 1)   y1 + y1u + y2v.
2. For i from 1 to 255 do
2.1 T ←x1 + x2 + 1.
2.2 g ← − T
2 − Tu − u
2 + y1   y2v.
2.3 f ←f   g.
2.4 x1 ← 3 √
x1, y1 ← 3 √
y1, x2 ←x
3
2, y2 ←y
3
2.
3. Return(f
(q3−1)(q+1)(q−
√
3q+1)).
Analysis. The running time analysis of Algorithm 2 is similar to that of Algo-
rithm 1. The dominant calculation is step 2, each iteration of which costs 14 Fq
multiplications — 2 to compute g and 12 to compute f   g. The overall cost of
Algorithm 2 is thus approximately 255 × 14 = 3570 Fq multiplications.
2. Asymmetric Pairings
Let E be an ordinary elliptic curve deﬁned over Fq having even embedding degree
k with respect to a prime divisor r of #E(Fq). Suppose further that r3 ∤ #E(Fqk)
and r2 ∤ qk − 1. Let P ∈ E(Fq) be a point of order r, let G1 =  P , and let
 r denote the order-r subgroup of F∗
qk. Suppose that E admits a twist E′ of
degree d over Fqe, where e = k/d. Let E′ be such a twist for which r | #E′(Fqe);
the existence of E′ is guaranteed by Theorem 9 of [26]. Let Q′ ∈ E′(Fqe) be
a point of order r, and let G′
2 =  Q′ . Then there is an eﬃciently computable
group monomorphism φd : G′
2 → E(Fqk) such that Q = φd(Q′)  ∈ E(Fq). The
group G2 =  Q  is the Trace-0 subgroup of E(Fqk)[r]. The asymmetric pairings
considered in this section are the (reduced) Tate pairing tr : G1 × G2 →  r, the
ate pairing ar : G2 × G1 →  r, and the R-ate pairing Rr : G2 × G1 →  r.
We only consider these pairings for the Barreto-Naehrig (BN) [5] elliptic
curves. These elliptic curves E are deﬁned over prime ﬁelds Fp, have prime order
#E(Fp), and have embedding degree k = 12. They are especially well suited for
the 128-bit security level because if p is a 256-bit prime then Pollard’s rho method
for computing discrete logarithms in E(Fp) has running time approximately 2128,
4as does the number ﬁeld sieve algorithm for computing discrete logarithms in
the extension ﬁelds Fp12. The BN curves also admit sextic twists (d = 6), which
means that many computations can be restricted to the ﬁeld Fp
2 by working with
the points in G′
2 rather than with points in G2.
The BN curve we work with is
E3/Fp : Y
2 = X
3 + 3
with BN parameter z = 6000000000001F2D (in hexadecimal) [18]. For this choice
of BN parameter, p = 36z4 +36z3 +24z2+6z +1 is a 256-bit prime of Hamming
weight 87, r = #E3(Fp) = 36z4 + 36z3 + 18z2 + 6z + 1 is a 256-bit prime of
Hamming weight 91, and t−1 = p−r = 6z2 +1 is a 128-bit integer of Hamming
weight 28; here t = p + 1 − r is the trace of E3/Fp. Note that p ≡ 7 (mod 8)
(whence −2 is a nonsquare modulo p) and p ≡ 1 (mod 6).
Field representation. The extension ﬁeld Fp12 is represented using tower ex-
tensions Fp2 = Fp[u]/(u2 + 2), Fp6 = Fp2[v]/(v3 − ξ) where ξ = −u − 1, and
Fp12 = Fp6[w]/(w2 −v). We also have the representation Fp12 = Fp2[W]/(W 6−ξ)
where W = w. Hence an element α ∈ Fp12 can be represented in any of the
following three ways:
α = a0 + a1w, where a0,a1 ∈ Fp6
= (a0,0 + a0,1v + a0,2v2) + (a1,0 + a1,1v + a1,2v2)w where ai,j ∈ Fp2
= a0,0 + a1,0W + a0,1W 2 + a1,1W 3 + a0,2W 4 + a1,2W 5.
We let (m,s,i), (˜ m, ˜ s,˜ ı), (M,S,I) denote the cost of multiplication, squaring,
inversion in Fp, Fp2, Fp12, respectively. Experimentally, we have s ≈ 0.9m and i ≈
41m.2 In our cost estimates that follow, we will make the simplifying assumption
s ≈ m. If a ∈ Fp and α ∈ Fpn for n ∈ {2,6,12}, then the cost of computing a   α
is nm. For Fp2 arithmetic, we have ˜ m ≈ 3m (using Karatsuba’s method which
reduces a multiplication in a quadratic extension to 3 (rather than 4) small ﬁeld
multiplications), ˜ s ≈ 2m (using the complex method: (a+bu)2 = (a−b)(a+2b)−
ab + (2ab)u), and ˜ ı ≈ i + 2m + 2s (since (a + bu)−1 = (a − bu)/(a2 + 2b2)). Note
also that p-th powering is free in Fp2 since (a + bu)p = a − bu.
Karatsuba’s method reduces a multiplication in a cubic extension to 6 (rather
than 9) multiplications in the smaller ﬁeld.3 Hence a multiplication in Fp6 costs
18m. Squaring in Fp6 costs 2˜ m + 3˜ s = 12m via the following formulae [14]: if
β = b0+b1v+b2v2 ∈ Fp6 where bi ∈ Fp2, then β2 = (A+Dξ)+(B +Eξ)v+(B+
C +D −A−E)v2 where A = b2
0, B = 2b0b1, C = (b0 −b1 +b2)2, D = 2b1b2, and
E = b2
2.4 Finally, as shown in [36, Section 3.2], inversion in Fp6 can be reduced to
1 inversion, 9 multiplications, and 3 squarings in Fp2.
Since Fp12 is a tower of quadratic, cubic, and quadratic extensions, Karat-
suba’s method gives M ≈ 54m. By using the complex method for squaring in Fp12
2We observed i ≈ 41m on a Pentium 4 and i ≈ 85m on a Core2.
3The Toom-Cook method requires 5 multiplications, but is slower in practice [17].
4Squaring in Fp6 can also be accomplished in 11m using the SQU3 formulae in [14], but at
the expense of several additions, subtractions, and a division by 2.
5and Karatsuba for multiplication in Fp6 and Fp2, we have S ≈ 36m. Note, how-
ever, that if α = a+bw ∈ Fp12 satisﬁes αp
6+1 = 1 (and hence a2 −b2v = 1), then
we have α2 = (a+bw)2 = (a2+b2v)+(2ab)w = (2b2v+1)+[(a+b)2−b2−b2v−1]w.
Hence squaring such α, an operation denoted by S′, can be reduced to 2 squar-
ings in Fp6 and so S′ ≈ 24m [39]. Inverting such α is essentially free because
α−1 = αp
6
. Since inversion in Fp12 can be reduced to 1 inversion, 2 multiplications,
and 2 squarings in Fp6, it follows that I ≈ i + 97m.
E3 has a degree-6 twist over Fp2, namely E′/Fp2 : Y 2 = X3 + 3/ξ. The
monomorpism φ6 : G′
2 → G2 is given by (x,y)  → (xW2,yW 3).
2.1. Tate Pairing
Algorithm 3 computes the Tate pairing tr : G1 × G2 →  r deﬁned by
tr(P,Q) = fr,P(Q)
(p
12−1)/r,
where fr,P is the Miller function [31]. Step 3 for computing fr,P(Q) (called a Miller
operation) is from [4], while the technique for the ﬁnal exponentiation (step 4) is
from [18].
Algorithm 3. Computing the Tate pairing for E3/Fp
Input: P ∈ G1 and Q ∈ G2.
Output: tr(P,Q).
1. Write r in binary: r =
PL−1
i=0 ri2
i.
2. T ←P, f ←1.
3. For i from L − 2 downto 0 do: {Miller operation}
3.1 Let ℓ be the tangent line at T.
3.2 T ←2T.
3.3 f ←f
2   ℓ(Q).
3.4 If ri = 1 and i  = 0 then
Let ℓ be the line through T and P.
T ←T + P.
f ←f   ℓ(Q).
4. Compute f
(p12−1)/r as follows: {Final exponentiation}
4.1 f ←f
p6−1.
4.2 f ←f
p2+1.
4.3 a←f
−(6z+5), b←a
p, b←a   b.
4.4 Compute f
p, f
p2
, f
p3
.
4.5 f ←f
p3
  [b   (f
p)
2   f
p2
]
6z2+1   b   (f
p   f)
9   a   f
4.
5. Return(f).
Analysis. A point (X,Y,Z) in jacobian coordinates corresponds to the point
(x,y) in aﬃne coordinates with x = X/Z2 and y = Y/Z3. In jacobian coordinates
the formulae for doubling a point T = (X,Y,Z) are 2T = (X3,Y3,Z3) where
X3 = 9X4 −8XY 2, Y3 = (3X2)(4XY 2 −X3)−8Y 4 and Z3 = 2Y Z. The tangent
line at T, after clearing denominators, is ℓ(x,y) = Z3Z2y−2Y 2−3X2(Z2x−X) ∈
6Table 1. Operation costs for the ﬁnal exponentiation.
Operation Cost
f
p6−1 I + M
f
p2+1 M + 5˜ m
f
−(6z+5) 10M + 65S
′
a
p, a   b, f
p, f
p2
, f
p3
M + 20 ˜ m
T ←b   (f
p)
2   f
p2
2M + S
′
T ←T
6z2+1 21M + 127S
′
f
p3
  T   b   (f
p   f)
9   f
4 7M + 5S
′
Fp[x,y] [13]. The cost of steps 3.25 and 3.3 are 3m+4s for computing 2T, 7m+s
for evaluating ℓ(Q) (note that the computation of 2T yields X2, Y 2 and Z3), 36m
for computing f2, and 39m for computing the product f2   ℓ(Q) (note that ℓ(Q)
has the form a + bW 2 + cW3 with a ∈ Fp and b,c ∈ Fp2).
The formulae for mixed jacobian-aﬃne addition are the following: if P =
(X1,Y1,Z1) is in jacobian coordinates and Q = (X2,Y2) is in aﬃne coordinates,
then P +Q = (X3,Y3,Z3) where X3 = (Y2Z3
1 −Y1)2−(X2Z2
1 −X1)2(X1+X2Z2
1),
Y3 = (Y2Z3
1 −Y1)[X1(X2Z2
1 −X1)2−X3]−Y1(X2Z2
1 −X1)3, Z3 = (X2Z2
1 −X1)Z1.
The line through T and P is ℓ(x,y) = (y−Y2)Z3−(Y2Z3
1 −Y1)(x−X2) ∈ Fp[x,y]
[13]. The cost of step 3.4 is 8m + 3s for computing T + P, 6m for evaluating
ℓ(Q), and 39m for computing the product f  ℓ(Q) (where again ℓ(Q) has the form
a + bW 2 + cW3 with a ∈ Fp and b,c ∈ Fp2).
Table 1 lists the operation costs for step 4. Observe that exponentiation
by p6 is free in Fp12. Also, since W p = (W 6)(p−1)/6W = ξ(p−1)/6W, we have
(
P5
i=0 aiW i)p =
P
(a
p
i   γi)W i where γi = ξi(p−1)/6 ∈ Fp2. Thus, if the γi are
precomputed, then powering an element in Fp12 by p can be accomplished with
5 Fp2 multiplications. Similarly, powering by p2 and p3 each costs 5 Fp2 multi-
plications. The exponentiations f6z+5, T z and (T z)6z are performed by repeated
square-and-multiply; to derive the costs note that 6z + 5 and 6z have bitlength
66 and Hamming weight 11, while z has bitlength 63 and Hamming weight 11.
Thus our estimated costs of the Miller operation and the ﬁnal exponentiation
are 255(85m+5s)+89(53m+3s)and I+43M+198S′+25˜ m. Setting s = m yields
the estimated costs 27934m, 7246m+i, and 35180m+i for the Miller operation,
the ﬁnal exponentiation, and Algorithm 3, respectively.
2.2. Ate Pairing
The ate pairing ar : G2 ×G1 →  r, as proposed by Hess, Smart and Vercauteren
[26], is deﬁned to be
ar(Q,P) = ft−1,Q(P)(p
12−1)/r.
5The ﬁrst one or two iterations of step 3.2 are cheaper that subsequent iterations because f
may be sparse; for example f = 1 at the beginning of the ﬁrst iteration of step 3.3. Our counts
will ignore these small diﬀerences.
7Algorithm 4 for computing the ate pairing modiﬁes Algorithm 3 by interchanging
the roles of P and Q, and by using t−1 (instead of r) to determine the number of
iterations in the Miller operation. Since t ≈
√
r for the BN curve E3, the number
of iterations in the Miller operation is halved.
Algorithm 4. Computing the ate pairing for E3/Fp
Input: P ∈ G1 and Q ∈ G2.
Output: ar(Q,P).
1. Write t − 1 in binary: t − 1 =
PL−1
i=0 ti2
i.
2. T ←Q, f ←1.
3. For i from L − 2 downto 0 do: {Miller operation}
3.1 Let ℓ be the tangent line at T.
3.2 T ←2T.
3.3 f ←f
2   ℓ(P).
3.4 If ti = 1 then
Let ℓ be the line through T and Q.
T ←T + Q.
f ←f   ℓ(P).
4. Return(f
(p12−1)/r), where f
(p12−1)/r is computed as in Algorithm 3.
Analysis. The analysis of Algorithm 4 is similar to that of Algorithm 3. The
doubling and addition formulae are the same, however they are actually applied
to points in E′(Fp2), thus ensuring that elliptic curve arithmetic is over Fp2 (in-
stead of over Fp12); a jacobian point (X,Y,Z) ∈ E′(Fp2) conveniently maps to
the jacobian point (XW 2,Y W3,Z) ∈ E(Fp12). In step 2, T is initialized to the
jacobian point (xW2,yW 3,1), where Q = (xW2,yW 3) ∈ G2. The point doubling
in step 3.2 costs 3˜ m + 4˜ s. The tangent line at the aﬃne point corresponding to
T = (XW 2,Y W3,Z) is ℓ(x,y) = Z3Z2y − 2Y 2W 3 − 3X2W(Z2x − XW 2) ∈
Fp12[x,y], where 2T = (X3W 2,Y3W 3,Z3). Computing ℓ(P) and f2 in step 3.3
costs 3˜ m + ˜ s + 4m and 36m, respectively. Noting that ℓ(P) is of the form
a + bW + cW3 with a,b,c ∈ Fp2, we can write ℓ(P) = a + (b + cv)w where
a and (b + cv) are considered to be elements of Fp6. It follows that the prod-
uct of ℓ(P) and f2 = f0 + f1w (where f0,f1 ∈ Fp6) can be computed us-
ing Karatsuba’s technique at a cost of 13˜ m. The cost of step 3.4 is 8˜ m + 3˜ s
for computing T + Q, 2˜ m + 4m for evaluating ℓ(P), and 13˜ m for computing
f   ℓ(P). Here, the line (after clearing denominators) through the aﬃne point
corresponding to T = (X1W 2,Y1W 3,Z1) and the point Q = (X2W 2,Y2W 3)
is ℓ(x,y) = (y − Y2W 3)Z3 − (Y2Z3
1 − Y1)W(x − X2W 2) ∈ Fp12[x,y] where
T + Q = (X3W 2,Y3W 3,Z3); and ℓ(P) is of the form a + bW + cW 3 with
a,b,c ∈ Fp2. Setting s = m yields the estimated costs 15801m, 7246m + i, and
23047m + i for the Miller operation, the ﬁnal exponentiation, and Algorithm 4,
respectively.
2.3. R-ate Pairing
The R-ate pairing Rr : G2 × G1 →  r is a generalization of the ate pairing due
to Lee, Lee and Park [28]. For the BN curve E3, the R-ate pairing is deﬁned by
8Rr(Q,P) =
￿
f   (f   ℓaQ,Q(P))
p   ℓπ(aQ+Q),aQ(P)
￿(p
12−1)/r
,
where a = 6z + 2, f = fa,Q(P), ℓA,B denotes the line through A and B, and
π : (x,y)  → (xp,yp) is the Frobenius map. Since a ≈
√
t, the Miller operation in
Algorithm 5 has half as many iterations as in Algorithm 4.
Algorithm 5. Computing the R-ate pairing for E3/Fp
Input: P ∈ G1 and Q ∈ G2.
Output: Rr(Q,P).
1. Write a = 6z + 2 in binary: a =
PL−1
i=0 ai2
i.
2. T ←Q, f ←1.
3. For i from L − 2 downto 0 do
3.1 Let ℓ be the tangent line at T.
3.2 T ←2T.
3.3 f ←f
2   ℓ(P).
3.4 If ai = 1 then
Let ℓ be the line through T and Q.
T ←T + Q.
f ←f   ℓ(P).
4. f ←f   (f   ℓT,Q(P))
p   ℓπ(T+Q),T(P).
5. Return(f
(p12−1)/r), where f
(p12−1)/r is computed as in Algorithm 3.
Analysis. The analysis of step 3 is the same as for Algorithm 4. Hence, since a has
bitlength 66 and Hamming weight 9, the cost of step 3 is 7587m. The cost of step 4
is: 10˜ m+3˜ s+4m to compute T+Q and evaluate ℓT,Q(P); 2˜ m to compute π(T+Q);
˜ ı + 3˜ m + ˜ s to convert T to aﬃne coordinates, and 10˜ m + 3˜ s + 4m to compute
π(T +Q)+T and evaluate ℓπ(T+Q),T(P); 30˜ m to multiply the two line evaluations
into the accumulator; 5˜ m for the pth-power; and M for the multiplication by f.
Setting s = m yields an estimated cost of 7847m+i for steps 3 and 4, 7246m+i
for the ﬁnal exponentiation, and 15093m+ 2i for Algorithm 5.
3. Platform and Algorithm Notes
In algorithm analysis, operation counts (for the more expensive of the basic oper-
ations) typically suﬃces for rough comparisons. However, a signiﬁcant portion of
experimental results is often not explained by this higher-level analysis, in part
because such analysis fails to adequately capture platform characteristics such
as cache size and speed, number of registers, and pipelining. In this section, we
provide context and technical details for the platforms and algorithms used in the
timings. In particular, we discuss features of platforms that have been widely used
for experimental data and their inﬂuence on algorithm, ﬁeld, and curve selection.
3.1. Platform Selection
The selection of a speciﬁc processor can signiﬁcantly aﬀect experimental results
and algorithm selection, even among processors that are of similar class or possibly
even in the same family. In the past dozen years, processors from the Intel Pentium
9family have been the favourite for benchmarks, in large part because of their
dominance in the consumer market. Among these processors, we will restrict our
attention to the 32-bit “P6 family” (e.g., Pentium II, III) and Pentium 4 models
0–2.6
This choice has meant 32-bit platforms with only eight general-purpose
registers and relatively fast access to memory. Although these processors are
instruction-set similar, there are signiﬁcant diﬀerences that are easily seen in
practice. The Pentium 4 promised to scale to very high clock speeds, but the de-
sign had a signiﬁcant penalty in cycle counts for integer multiplication, add-with-
carry, and branch misprediction compared with earlier P6 designs. The penalty
for arithmetic in general-purpose registers was oﬀset by extensions in the single-
instruction multiple-data (SIMD) instruction set that permit implementation of
large integer multiplication that is cycle-competitive with the Pentium III.
The existence of a de facto reference platform has aided comparisons, but the
industry has moved decisively to 64-bit platforms. These have been the standard
on workstation-class systems for years, but are now commonplace on commodity
hardware. The Core2 (and Xeon) from Intel and the Athlon64 (and Opteron) from
AMD are, roughly speaking, extensions of the Pentium family processors to 64-
bit instruction sets. Interestingly, Intel abandoned the Pentium 4 architecture, in
part due to the success of the competing AMD Athlon. As a speciﬁc consequence,
integer multiplication in general-purpose registers no longer suﬀers the signiﬁcant
penalty of the Pentium 4. Our goal here, in part, is to discuss issues speciﬁc to
these 64-bit systems and to contrast with existing results on 32-bit systems.
The work by Avanzi and Th´ eriault [2] provides a concrete example where the
choice of “similar” platform signiﬁcantly inﬂuences conclusions. In this case, the
comparison is for scalar multiplication on elliptic vs hyperelliptic curves. The pro-
cessors are the Motorola PowerPC (G4) and the Intel Core2, superﬁcially similar
in the sense that both can be described as “workstation class.” For 32-bit code,
they observe that the “Core2 oﬀers better multiplication performance...especially
for larger ﬁelds.” Times for point multiplication are given for the PowerPC, and
genus 4, for example, is competitive with elliptic curves (although point halving
methods for elliptic curves were not exploited). The diﬀerence in multiplication
performance will mean that higher-genus is more attractive on the PowerPC than
the Core2 in this scenario. A portion of this discrepancy can be explained by the
RISC architecture on the PowerPC that more heavily (compared with the Core2)
favours smaller ﬁelds where elements occupy a few registers.
3.2. Special Hardware
The processors used in this report all possess “special purpose” hardware in the
form of SIMD and ﬂoating-point registers. The SIMD registers are easily em-
ployed to extend operations in characteristic 2 or 3 ﬁelds to 64 or 128 bits. On the
register-poor Pentium 4, this hardware supplies eight 64- or 128-bit registers for
vector operations. For ﬁelds of characteristic 2 or 3, the basic idea is to use the
hardware as wide registers. A factor 2 acceleration over conventional registers can
6In the transition to newer architectures, Intel confusingly introduced “Pentium 4” processors
that were very diﬀerent from the earlier models.
10be expected, although the precise improvement depends on instruction timings
and speciﬁc operations. For example, many of the instructions on 128-bit registers
have latency and throughput that are worse than their 64-bit counterparts. Fur-
ther, shifting through 128 bits requires two or three (depending on shift amount)
instructions unless the amount is a multiple of 8 bits.
For the 32-bit processors, the ﬂoating-point approach has been used by Bern-
stein [6,7] to obtain very fast point multiplication for elliptic curves over prime
ﬁelds. The technique is not as straightforward as it may appear, in part because
conversion to canonical form is expensive. On the Pentium 4 (where integer mul-
tiplication is expensive), an alternative is available in the SSE2 extensions to the
SIMD registers. Coding with SSE2 integer operations obtains most of the speed
improvement of the ﬂoating-point registers, but does not require the commitment
across code demanded by the ﬂoating-point approach.
For the 64-bit processors considered here, the advantage of the 128-bit reg-
isters (for ﬁeld arithmetic) is less clear. These processors have twice the number
of general-purpose registers as the Pentium 4, and instruction timings in SIMD
vary between the Intel and AMD oﬀerings. On the AMD, for example, several
of the operations of interest have better instruction timings with 64-bit general-
purpose registers than with 128-bit SIMD registers. Some experimental results
are discussed in §4.
For integer multiplication with 64-bit code, the general-purpose registers
can directly multiply 64-bit quantities, while the SIMD registers are limited to
operands of 32 bits. Similarly, the ﬂoating-point registers are of the same size as
on 32-bit systems, and so this approach is less attractive (especially on the AMD
which has a 5-cycle multiply with 64-bit operands).7 On the other hand, multipli-
cation with general-purpose registers has restrictive register requirements, while
SIMD can perform two 32-bit multiplications per instruction and, along with the
ﬂoating-point approach, does not place restrictions on registers.
In addition to the special registers, implementers have considered other at-
tached hardware for cryptographic use. For example, some display adapters pos-
sess considerable computing power, although implementers have had mixed suc-
cess in adapting their instruction set and interface for cryptographic use [33,16].
Hardware targeted to cryptography has usually been an add-on, but the recent
UltraSPARC T2 from Sun Microsystems may be a harbinger of widespread on-
chip cryptographic hardware on common systems. Even a narrow hardware in-
struction set enhancement to include a characteristic 2 multiplier could have a
dramatic eﬀect: in tests on a SmartMIPS, a factor 5 speedup in multiplication
was observed with the addition of a polynomial multiplier.
Finally, we note that the 64-bit hardware is commonly conﬁgured with mul-
tiple processors and/or cores. Algorithms that can be parallelized are perhaps
of less interest here, since aggregate throughput (that is, number of pairings per
unit time) is probably the measurement of interest on this class of hardware. For
scenarios where an expensive pairing is to be calculated by a device with multiple
7All the processors have 64-bit double-precision ﬂoating point capability, along with 80-bit
extended precision. In the present context, the measurement of interest is the size of the signif-
icand, which is eﬀectively 53-bit and 64-bit, resp. Since there is no penalty, the wider operand
size available with the 80-bit format is preferred for integer arithmetic.
11but weak processing units, algorithms that can be parallelized in software would
be desirable.
3.3. Sixty-Four Versus Thirty-Two
While 64-bit systems have been standard on workstations for years, the analysis
for processors such as the Core2 and Athlon64 relative to the Pentium 4 “ref-
erence standard” may not be as straightforward as it appears. For example, the
popular 64-bit Sun UltraSPARC was introduced without a full 64-bit multiplier
[41]. In contrast, the Core2 and Athlon64 have a relatively fast and full 64-bit
integer multiplier. Further, code on all the Intel and AMD oﬀerings considered in
this paper can exploit 128-bit SIMD registers and 80-bit extended ﬂoating-point
capabilities.
In the present comparison against the Pentium 4, the most interesting features
of the 64-bit Intel and AMD processors are the increased number of registers and
the 64-bit multiplier. All operations can potentially beneﬁt from the 64-bit register
size, but characteristic 2 or 3 arithmetic in the Pentium 4 was already exploiting
wide operations in SIMD. Instruction timings must be considered for complete
analysis, but we expect that the relatively fast 64-bit multiplier will mean that
curves over prime ﬁelds beneﬁt more in the move to these 64-bit architectures (in
part, because the multiplication in characteristic 2 or 3 is still essentially a few
bits at a time).
4. Implementation
In this section, we discuss speciﬁcs of the implementations and compare exper-
imental results against estimates based on operation counts. In part, our goal
is to obtain realistic estimates of the performance penalty in using supersingu-
lar curves rather than BN curves at the 128-bit security level on platforms with
varying hardware features. To be certain, shortcomings in the implementations
remain, but it is hoped that the results provide meaningful benchmarks for future
work.
4.1. Implementation Details
We begin with details for the ﬁeld arithmetic implemented for the example pair-
ings. This includes three ﬁelds at sizes dictated by the 128-bit security level for the
corresponding pairings, namely the 256-bit prime ﬁeld Fp (§2), the 1223-bit char-
acteristic 2 ﬁeld F21223 (§1.1), and the 807-bit characteristic 3 ﬁeld F3509 (§1.2).
The focus is on the platforms described in §3, although much of the material
applies more widely.
4.1.1. Prime ﬁelds
Field multiplication is Montgomery form, and a fully-unrolled “comba” multiplier
calculates integer products column-wise. The code is largely in assembler, with
the SSE2 registers used on the Pentium 4 (due to slow arithmetic in general-
12Table 2. Instruction timings for Pentium 4 (32-bit, model 2), Core2 (64-bit), and
Athlon64/Opteron (64-bit) [22]. Times are in cycles for latency (L) and throughput (T).
Pentium 4 Core2 Athlon64
L T L T L T
add-with-carry 7-8 1/6 2 1 1 2.3
multiply 14 1/10 8 1/4 5 1/2
SSE2 multiply 6 1/2 3 1 3 1/2
purpose registers) and general-purpose registers used in the 64-bit case. The SSE2
registers can perform multiplication on vectors of operands up to size 32 bits, but
does not possess the carry handling common in general-purpose instruction sets.
MIRACL [35] uses multiplication on a pair of 32-bit operands, and then performs
a “shuﬄe” to split the 64-bit result across the 128-bit register so that several
products can be accumulated. Roughly speaking, the UltraSPARC is treated as a
32-bit processor with a 64-bit accumulator for multiplication, due to limitations
on the integer multiplier.8
Inversion is via a Euclidean algorithm variant. For the BN case, an inversion
has cost equivalent to approximately 85 multiplications on the Core2. Only one or
two inversions are performed in the pairings, and so the performance of inversion
is not a signiﬁcant factor.
On processors such as the UltraSPARC and Pentium 4, design “shortcom-
ings” encouraged the use of ﬂoating-point hardware for integer multiplication.
The strategy isn’t new, but the performance obtained by Bernstein [6,7] for point
multiplication and other operations was dramatic. The implementation in ﬂoat-
ing point is decidedly more complicated, in part because the commitment to (re-
dundant) ﬂoating point representation is substantial, and bounds conditions on
intermediate results must be veriﬁed.
The case for ﬂoating-point arithmetic on the Core2 and Athon64 is diﬀerent,
due to the existence of a relatively fast 64-bit multiplier. A “quadratic complex-
ity” estimate suggests a factor 4 acceleration in integer multiplication in general
purpose registers, although this is admittedly less than convincing. A more com-
plete analysis can be made from experimental data and instruction timings in
Table 2. Roughly speaking, latency is the number of cycles that must pass before
the results can be used, and throughput is the number of the instructions that
can issue per cycle.9
Compared to the Pentium 4, the 64-bit systems have twice the operand size
and also signiﬁcantly better instruction timings for integer operations in general-
purpose registers. In contrast, the operand size for ﬂoating point and SSE2 multi-
plication is the same across these systems. On the downside, the 64-bit multiplier
retains the restrictive register requirements of the Pentium 4. The ﬂoating-point
8The UltraSPARC has 64-bit addition and corresponding condition codes, but add-with-carry
uses the 32-bit condition code [41]. Hence, multi-precision addition involves more instructions
than on systems with conventional 64-bit carry handling.
9The deﬁnition of throughput is the reciprocal of Intel’s use in [27]. Under the current deﬁ-
nitions, small latency and large throughput are desirable.
13approach can operate (in a stack-based fashion) on any pair of inputs. On the
Athlon, ﬂoating-point was especially attractive since a multiply and add could
be issued in the same cycle. Nonetheless, the smaller operand size is a signiﬁcant
penalty relative to the 64-bit multiplier.
Experimentally, the Core2 can perform multi-precision integer multiplication
of 256-bit inputs at a cost of approximately 8 cycles to calculate and accumulate
each product of 64-bit inputs. On this system, ﬂoating point multiplies can be
issued only every two cycles. The analysis is somewhat diﬀerent on the AMD due
to the timings and pipeline properties, but we expect that the 64-bit multiplier
will be preferred over ﬂoating-point on both these processors.
Finally, we note that SSE2 multiplication is more interesting in the Core2 than
the Athlon64 due to integer and SSE2 instruction timings. The SSE2 hardware
can in fact perform two 32-bit multiplications per instruction. However, arranging
the data for this vector operation is inelegant, and earlier experiments (on a
Pentium 4) with Intel’s demonstration code were no faster than a scalar approach
on 224-bit integers [24, Section 5.4]. We also note that the SSE2 registers do not
have the usual carry handling of conventional instruction sets, a consideration
in accumulation (the 224-bit example split the input into eight 28-bit segments).
Our examination is not conclusive, but we suspect SSE2 will not improve on our
timings for integer multiplication on the 64-bit systems.
4.1.2. Characteristic 2 ﬁelds
Most of the material in this section applies more generally, but we will focus on
the example ﬁeld represented as F21223 = F2[x]/(f) where f(x) = x1223+x255+1.
As noted in §1.1, square roots are inexpensive in this representation since
√
c = P
c2ixi +
√
x
P
c2i+1xi for c ∈ F2
1223, where
√
x = x612 + x128. Note that the
product in this expression is obtained with a few shifts and additions, and does
not require reduction since deg
√
x ≤ 612. The even and odd coeﬃcients in c are
extracted simultaneously via lookup on 8 bits.
Several approaches were tested for multiplication. The comb method [30]
has generally been among the fastest, in part because of reduced shifting and
more eﬃcient use of precomputation compared with a traditional Karatsuba-style
approach. For eﬃciency, it is necessary to code for a speciﬁc size multiplication
(where size is in words), although code expansion can be controlled by using
Karatsuba down to a few ﬁxed sizes. For the platforms considered, there are
multiple register sizes and we selected comb sizes according to the following table:
Register size Karatsuba depth Comb size Notes
32 2 10 32-bit only
64 1 10 via MMX on Pentium 4
128 1 5 via SSE2
The MMX and SSE2 registers in the table are SIMD, but MMX was intro-
duced earlier in the family while SSE ﬁrst appeared on the Pentium 3 and the
SSE2 extensions on the Pentium 4. Capabilities and instruction timings diﬀer
between MMX and SSE2; in particular, the SSE2 registers require multiple in-
structions to shift across 128 bits unless the amount is divisible by 8. Further, the
instruction timings diﬀer between platforms. The Intel and AMD 64-bit oﬀerings
14have the same instruction timings for logical operations in general-purpose regis-
ters, but the diﬀerence in the SSE2 timings partially explain our results: the AMD
has fastest multiplication with general-purpose registers while Intel can eﬃciently
exploit SSE2.
The multiplication in MIRACL is based on a Karatsuba approach down to
word-sized operands where a traditional polynomial multiplier is used with data-
dependent precomputation. If the comparison of interest is with general-purpose
registers, then combing gives less than 20% improvement to the MIRACL ap-
proach. MIRACL optionally implements SIMD register use at the word level
(rather than at the size of the SIMD register), giving approximately 20% accel-
eration on the Pentium 4. Compared to this approach, combing was signiﬁcantly
faster in our tests, with acceleration of 47% and 60% with MMX and SSE2, resp.,
over combing with general-purpose registers on the Pentium 4.
Coding was primarily in C with intrinsics for the SIMD instructions (see §4.2).
Inversion was via a Euclidean algorithm variant, with general-purpose registers
only and without aggressive optimizations but with an assembly fragment to
aid in ﬁnding the degree of a polynomial. Comb width 4 (16 elements of data-
dependent precomputation) was used in all the multiplication routines. To exploit
the cheaper shifting by multiples of 8 bits in the 128-bit SSE2 registers, we used
two passes through the multiplicand with shifts by 8 and a 4-bit shift between
passes.
4.1.3. Characteristic 3 ﬁelds
The speciﬁc example considered is represented as F3
509 = F3[x]/(f) where f(x) =
x509 + r(x) is an irreducible pentanomial. There are irreducible trinomials for
this extension; however, none give
3 √
x with few terms. There is a tetranomial
with a 17-term root, but the pentanomials were chosen so that degr is at most
509−32 or 509−64, resp., and so that the combined number of terms in x1/3 and
x2/3 is as small as possible (to speed the cube root calculation
3 √
c =
P
c3ixi +
x1/3 P
c3i+1xi + x2/3 P
c3i+2xi). Under these criteria, we looked for examples
where f and the roots had terms where the exponents diﬀered by a multiple of
the word size. We selected:
32-bit 64-bit
f(x) x
509 − x
477 + x
445 + x
32 − 1 x
509 − x
318 − x
191 + x
127 + 1
x
1/3 x
361 − x
329 + x
297 − x
202 − x
170 + x
43 x
467 + x
361 − x
276 + x
255 + x
170 + x
85
x
2/3 x
181 + x
149 + x
22 −x
234 + x
128 − x
43
These choices have degr relatively large, although this is not a concern for our
environment.
As in [25], each coeﬃcient ai ∈ F3 is represented uniquely in {0,1,−1} using
a pair (a0
i,a1
i) of bits, where ai = a0
i −a1
i and not both bits are 1. Elements a are
represented by vectors aj = (a
j
m−1,...,a
j
0), j ∈ {0,1}. Addition c = a + b is
t←(a0 ∨ b1) ⊕ (a1 ∨ b0), c0 ←(a1 ∨ b1) ⊕ t, c1 ←(a0 ∨ b0) ⊕ t.
The seven operations involve only bitwise “or” (∨) and “exclusive-or” (⊕), and it
is easy to order the instructions to cooperate with processor pipelining. Negation
15is −a = (a1,a0). Techniques from characteristic 2 ﬁelds extend directly in this
representation; in particular, our multiplication is via comb:
Register size Karatsuba depth Comb size Notes
32 1 8 32-bit only
64 0 8 via MMX on Pentium 4
128 0 4 via SSE2
The “comb size” is in pairs of registers, and a depth of 0 means that combing was
on ﬁeld elements.
Coding considerations are similar to those of characteristic 2. However, addi-
tion was written in assembly in order to coerce better sequences from compilers.
Comb multiplication in SSE2 uses the same strategy to exploit faster shifting by
multiples of 8; however, our comb width of 3 (27 points of data-dependent pre-
computation) means that there are more passes and “ﬁxups” than in the binary
case.
Precomputation is less expensive than it appears, since half the elements are
obtained by simple negation. We note that Takahashi, Hoshino, and Kobayashi
[40] report substantial savings from sharing precomputations from Fq multipli-
cations in fg of step 2.3 in Algorithm 2. However, the amount of re-use is for
approaches using more than the 12 multiplications described in §1.2, and the
proportion of re-use decreases as the number of multiplications for fg decreases.
For the approach with 15 multiplications in fg, only 7 precomputations are done,
saving a reported 25% in this product. Their multiplication is for q = 397, and
their precomputation cost, as a proportion of an Fq product, is higher than our
estimates for q = 3509. A more direct proposal to accelerate Algorithm 2 appears
in [11,9], where an “unrolling” technique adapted from [21] reduces the multipli-
cation count in step 2 from 14 to 12.5 (and with 11 cubings where Algorithm 2
has 2 cubings and 2 roots).
The reduction polynomial is more favourable in the 32-bit case than in the
64-bit case, since there are several exponents that diﬀer by a multiple of 32; see
also [37] for related material. As an alternative, the pairing algorithm can be
constructed so that root calculations are avoided [10], in which case a trinomial
can be selected.
4.2. Development Environment
Development was done on a variety of systems, including Sun Solaris (Blade
2000 with UltraSPARC III and X4200 with Opteron), Linux/x86, and Microsoft
Windows with the Sun Studio (5.9), GNU C (gcc 3.4 and 4.1), Intel (6.0, 32-
bit only), and Microsoft (6.0) tools. Compilers exhibit a frustrating amount of
sensitivity to the precise way the code is written and can produce object code of
quite diﬀerent quality. The use of multiple compilers provided useful sanity tests
and debugging help.
Most of the code was written in C with some assembly language for critical
sections and to work around compiler shortcomings; an exception is the prime
ﬁeld arithmetic where substantial portions are in assembler. The code for small-
characteristic ﬁelds involving SIMD registers was primarily with compiler intrin-
16sics. Roughly speaking, programming with intrinsics is similar to assembly lan-
guage, but register allocation is managed by the compiler and code optimizations
can be performed. This is a double-edged sword, however, and compilers some-
times substitute awful code sequences rather than a direct translation. For ex-
ample, we were surprised to see that gcc 4.1 and 4.2 produced dramatically dif-
ferent code for shifting sequences involving SSE2 intrinsics in 64-bit code, where
version 4.2 chose an expensive strategy involving moves to conventional registers
and double-register shifts.
We chose the GNU compilers (gcc) for the timings because these are widely
available across systems and have been a common choice for benchmarks. These
compilers generally produce fairly good code and have an excellent interface for
insertion of assembly language fragments (adopted by Intel and recent Sun com-
pilers). Compared to the Sun compiler, gcc can require more code tuning to co-
erce better sequences and register allocation. In particular, gcc does not optimize
as well when the data is written in structures or arrays (even when the indices
are known at compile-time), and we tuned critical sections for gcc by breaking
aggregates into scalars. The Sun and Intel compilers are much less sensitive to
this scalar-vs-aggregate issue.
4.3. Timings
The estimates in §1 and §2 obtained by counting ﬁeld multiplications ignore other
operations and overheads. These omissions can be signiﬁcant and also hard to
estimate, and so experimental data is often an important part of the analysis.
Field and pairing timings appear in Table 3. The times are given in units involving
the clock speed; to obtain the elapsed time for the test machines, divide by 2.8
GHz for the Pentium 4 and Opteron, 2.4 GHz for the Core2, and 1.2 GHz for the
UltraSPARC.
The entries involving use of SIMD facilities require some explanation. On
the Pentium 4, the 128-bit SSE2 capabilities give signiﬁcant improvement across
the three ﬁelds. However, the improvement for characteristic 3 is less dramatic
than for characteristic 2. As discussed in §4.1.3, a portion of this diﬀerence is
explained by restrictions on shifts in these registers. The current implementation
has some assembly language enhancements, but also has has excessive memory
operations and more careful tuning of this code could oﬀer some acceleration.
The Core2 timings for small characteristic illustrate the faster SSE2 operations
relative to the Opteron (where SSE2 was not eﬀective). Although the entries
for SIMD on the UltraSPARC are empty, the processor does in fact have such
capabilities in the VIS instruction set. Unlike SSE2, these registers are 64-bit and
the multiplication is 8-bit by 16-bit, limiting their usefulness in our context. The
MMX entries for prime ﬁelds are also omitted since these registers do not possess
the 32-bit multiplier introduced in the SSE2 extensions.
We consider the ratio of the estimated time from multiplication counts over
the actual time (and so ratios much less than 1 indicate that signiﬁcant time is
not represented in the counts). For pairing in the characteristic 2 case (where ﬁeld
additions are very inexpensive compared to multiplication), the ratio is approx-
imately 0.9 across systems when multiplication is via general-purpose registers,
17Table 3. Timings (in clock cycles) for ﬁeld operations and pairings on a Pentium 4 model 2,
Opteron, and Core2. Registers for ﬁeld multiplication are GP (general-purpose), MMX (64-bit
SIMD), and SSE (128-bit SIMD, SSE2 extensions). τ denotes the ﬁeld characteristic. Compilers
are Sun 5.9 on UltraSPARC and GNU 4.1 on the others.
Multiplication ηT/Ate R-ate
Field GP MMX SSE a
τ τ √
a a
−1 GP SSE GP SSE
32-bit, Pentium 4
Fp256 2.2 1.4 — — 56 81 58 54 38
F21223 43.4 23.0 16.2 1.7 1.1 627 201 81 — —
F3509 32.5 22.1 19.0 2.0 5.0 518 139 86 — —
64-bit, Opteron
Fp256 0.25 — — 32 15 10
F21223 10.4 13.4 14.6 0.7 0.6 200 48 — —
F3509 10.6 12.9 15.1 1.1 1.3 116 46 — —
64-bit, Core2
Fp256 0.31 — — 25 15 10
F21223 10.3 12.5 8.2 0.6 0.5 162 48 39 — —
F3509 10.8 11.0 7.7 0.9 1.2 98 46 33 — —
UltraSPARC III
Fp256 2.4 — — 40 77 52
F21223 11.8 0.8 0.7 217 57 — —
F3509 14.5 1.4 1.8 145 63 — —
Units: 10
3 cycles 10
6 cycles
and falls to 0.8 when multiplication is via SIMD (in the cases where SIMD is ad-
vantageous). Part of the explanation for this diﬀerence is that SIMD was applied
only to ﬁeld multiplication, and other operation costs remain unchanged. For the
characteristic 3 case, the ratio falls to 0.76–0.8 depending on registers employed.
The more troublesome case is for BN, where ﬁeld additions are now a more
signiﬁcant part of the overall cost of the pairing. For the Tate pairing, if the fastest
multiplication is considered on the Pentium 4, then the ratio of interest drops to
0.62. On the Core2, it is even lower at 0.52. However, good estimates from oper-
ation counts can be obtained if ﬁeld additions are included—the corresponding
ratios rise to 0.9 and 0.83, resp. As illustration, the code from [18] on a 1.66 GHz
Core2 performs a Tate pairing in 14.5ms, using 39824 ﬁeld multiplications and
132893 additions. In isolation, the multiplications run at 7.6ms and the additions
at 4.5ms.
The relatively strong showing for small characteristic on the UltraSPARC
is due primarily to a weak integer multiplier that is restricted to 64-bit output.
The other data is cycle-competitive with the newer Opteron and Core2 designs,
although it should be noted that the UltraSPARC III was typically at half the
clock speed of common Opteron and Core2 systems.
At the 128-bit security level, the R-ate pairing for BN curves is also substan-
tially faster than other pairings on elliptic curves deﬁned over large prime ﬁelds,
18including the MNT curves [32]. A recent IETF standard [12] for identity-based
encryption mandates the use of supersingular elliptic curves over prime ﬁelds —
these curves have embedding degree k = 2. Our implementation of the Tate pair-
ing on such an elliptic curve E deﬁned over a 1536-bit prime ﬁeld Fp (and where
#E(Fp) has a 256-bit prime divisor) took 111 ms on a 32-bit 3GHz Pentium 4,
versus versus 14.2 ms for the R-ate pairing on the BN curve of §2.
5. Conclusions
In this report, we have attempted to quantify pairing performance on popular
systems at the 128-bit security level. The selected platforms have relatively fast
integer multiplication and no special support for small characteristic ﬁelds. As
expected, the BN curves hold a substantial edge, thanks to fast multiplication,
“ideal” match of embedding degree and security level, and accelerations in the
R-ate algorithm.
However, the diﬀerence is smaller than earlier reports may have suggested.
In some cases, this has been due in part to overly pessimistic timings for charac-
teristic 2 and especially characteristic 3 ﬁelds. Estimates based on multiplication
counts can also be misleading. Operation counts often provide meaningful relative
comparisons, even if fairly rough when used to estimate actual performance. How-
ever, the common comparison involving multiplications gets coarser when other
operations have very diﬀerent cost relative to ﬁeld multiplication (as in the case
of multiplication to addition for prime ﬁelds versus characteristic 2 ﬁelds). This
kind of estimate inﬂates the advantage of the BN case over characteristic 2 and
3.
We remark brieﬂy on extrapolating from the experimental data. A common
practice is to implement in the general-purpose register set, under the assumption
that results may be more widely applicable across “similar” systems. This of
course gets the absolute performance wrong, but may adequately capture relative
diﬀerences. As an example, for characteristic 3 on the Pentium 4, the restriction
to general-purpose registers gives roughly the same “BN vs small characteristic”
conclusions as allowing SIMD. On the other hand, this characterization is wrong
for the preceding generation Pentium III, where there is a relatively fast integer
multiplier (but not the SSE2 32-bit multiplication of the Pentium 4) and only
small characteristic beneﬁts from SIMD. In the Core2 vs Opteron comparison,
we see that the Opteron has faster integer multiplication, and the two are similar
when using general-purpose registers for small characteristic. However, the Core2
has faster SIMD timings that can be exploited for small characteristic. Necessarily,
the small characteristic case looks somewhat less bleak against BN on the Core2
if SIMD is permitted.
On other devices, small characteristic can of course look more attractive. For
example, favourable reviews for characteristic 2 implementations on smartcards
and wireless sensor networks can be found in [38] and [34]. As noted earlier, the
addition of a hardware characteristic 2 polynomial multiplier could dramatically
change the performance. Intel has announced a characteristic 2 multiplier for its
next generation processors, with multiplication on 64-bit operands [23]. Imple-
19menting small characteristic across systems is arguably easier, although admit-
tedly the amount of “diﬃcult” coding can typically be limited to a fairly small
portion of the arithmetic and still exploit most of the available performance with
a fairly generic approach. Small characteristic also seems to lead to smaller code
sizes.
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